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Abstract— This paper analyzes the common-mode response of 
LC voltage-controlled oscillators (VCOs) in DC and periodic 
steady state regimes. The dependence of the common-mode 
voltage (vcm) on the oscillation amplitude is theoretically studied. 
Closed and simple expressions for vcm suitable for the VCO 
design and optimization are derived. The agreement with 
transistor level simulations has been verified in a 1.2V low-
power 90nm CMOS case of study. 
Key words: RF, LC-VCO, Common-Mode Voltage, VCO design 
and optimization. 
I.  INTRODUCTION 
Integrated LC voltage-controlled oscillators (VCOs) are 
common functional blocks in modern radio frequency commu-
nication applications and one of the most critical sub-systems 
in the RF section. During the past decade, the VCO design 
towards low phase-noise and low-power consumption has 
been covered in several publications [1]-[5]. A deep theore-
tical comprehension of the oscillation mechanisms and source 
of degradations is achieved. This includes the non-linear 
nature of the amplitude self-maintained sustenance [2], ana-
lysis of phase-noise [3] and VCO transient response [4]-[5].  
In the case of LC-VCOs, attention has been basically paid 
to the differential mode [1]-[5]. The impact of the common-
mode at the output of the VCO (vcm) was not relevant since 
enough voltage margin was found in process nodes above 
90nm. With technology scaling and trends towards low-
voltage designs, the situation has changed and some new 
effects should be considered in the design and optimization 
process [6]. Actually, for a particular design, vcm could suffer a 
voltage drop from 0 up to 100mV depending on the oscillation 
amplitude (A). If this variation is not well controlled, the VCO 
performance could be degraded by extra phase noise (since 
more harmonics become relevant for noise folding-down) and 
it could become more sensitive to voltage supplies. 
  Additionally, any voltage variation should be considered 
in the circuit connected at the output of a VCO, since vcm 
defines its input common-mode. For instance, this is the 
typical case for I/Q phase generation using a DC-coupled 
divider-by-two (DIV2) [7]. Consequently, a good characteri-
zation of vcm is fundamental for the VCO-DIV2 optimization. 
In this work a theoretical study of the common-mode volta-
ge is performed. The dependence of vcm on A is analytically 
justified. Contents in the paper are distributed as follows. In 
Sect. II, the proposed LC-VCO model and followed notation 
are introduced. Section III analyzes the non-linear behavior of 
the VCO active section. A first order transistor model is 
considered to provide closed-form intuitive relationships. Both 
common and differential modes are covered for completeness. 
In Sect. IV, a real VCO design in 90nm with active DIV2 load 
is presented for validation. Finally, conclusions are drawn. 
II. PROPOSED MODEL FOR LC-VCO ANALYSIS 
Fig.1a shows a simplified schematic of a well-known 
CMOS LC-VCO. A case of study with complementary cross-
coupled active section and PMOS current source (IB) is con-
sidered for illustration purpose (results herein presented can be 
similarly derived for other VCO topologies). An equivalent 
model of the circuit, which describes both differential and 
common-mode, is depicted in Fig.1b. The proposed model is 
constituted by a memory-less active block [8] connected to a 
lossy resonator tank (Lp,Cp,Rp). This model implicitly assumes 
three basic hypotheses. These are: a) non quasi-static effects 
are negligible [9], and hence, the oscillation frequency ωo is 
well below the transistor fT, b) the circuit has a differential 
topology symmetry, and therefore, the currents through ter-
minals v1 and v2 are balanced, I(v1) = –I(v2) = id, and the tank 
common-mode current is negligible, and c) parasitics due to 
transistors and passive devices can be grouped on the tank 
elements, being their values,  
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where GpL and GpC are the parasitic parallel conductance of 
tank-inductor and tank-capacitor respectively. The rest of 
parameters correspond to MOS transistors. 
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Figure 1.  a) Simplified LC-VCO schematic; b) proposed model. 
A. General VCO Description 
The memory-less active block in Fig.1b is in practice a 
four-terminal device. Bias va and ground nets must be 
explicitly included to describe the common-mode behavior. 
The response of this block will be generally given by a set of 
functions of the current and voltages at the different nets, 
 1 2( , , , , ) 0d B ai I v v v =f  (2) 
This set of functions is suitable for all instants in the VCO 
evolution, since the active-block does not have memory 
elements. In addition to this constrain, the circuit model in 
Fig.1b must satisfy the Kirchhoff’s current law (KCL) for 
charge conservation, and hence, 
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Taking the derivative of the first term in (3) and 
substituting the inductor and capacitor laws, we arrive at, 
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Given the initial capacitor and inductor conditions, the VCO 
dynamic response is fully characterized by (2), (4), and the 
definition vd = v1 – v2. This implies solving an ordinary 
differential equation (ODE) joint with a non-differential 
non-linear equation set.   
B. Particulatization for Differential VCO Topologies 
For differential VCO topologies, such as the example of 
Fig.1a, the previous general analysis can be drastically 
simplified. Actually, due to the active section symmetry, we 
propose to express the constitutive relationships in (2) as an 
uncoupled set of the following three functions, 
 
1 2
1
2
( , , , , ) 0
( , )
/ 2
( , ) ,
/ 2
( )
d B a
d d d B
cm d
cm cm d B
cm d
a a cm
i I v v v
i f v I
v v v
v f v I
v v v
v f v
= ⇔
= 
= + 
= 
= − 
= 
f
 (5) 
The details of the uncoupling method will be developed in 
Sect. III. Appling this equivalence to (4), it follows, 
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which is now a non-linear ODE in vd that can be solved 
independently. Having its solution, the other variables are 
directly obtained by substitution in (5). 
Traditional studies have exclusively focused on the diffe-
rential part [1]-[5] and do not worry about the common-mode 
dependence [6]. For practical VCO designs verifying the start-
up condition [8], 1/Rp < –(dfd/dvd)|vd=0, the stationary solution 
of (6) will be a periodical signal, generally given by, 
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where An and  φn are the amplitude and phase parameters for 
the different Fourier’s series terms. If the quality factor of the 
tank is much higher than one as usual, Q = ω0RpCp >>1, a 
nearly sinusoidal is found in the stationary situation, 
 ( ) cos( )d otv t A t→∞≈ ω + φ  (8)  
In [4]-[5], closed-form equations for the amplitude A and 
oscillation frequency ωo using level-1 transistor models are 
derived. These relationships provide a very interesting infor-
mation and intuitive view for the VCO design. In this work, 
we apply the same formalism to the analysis of the common-
mode, that is, to obtain the curve vcm= fcm(vd, IB). For comple-
teness, the expressions of vd= fd(vd, IB) and va=fa(vcm) will be 
also derived. 
C. Common-Mode Analysis 
Under our proposal, the function vcm = fcm(vd, IB) describes 
the common-mode response vcm(t) at any time. In practice, 
only the stationary time average of this wave, VcmST, is 
relevant, since current source IB is usually decoupled from the 
active block, at any frequency, for correct VCO operation 
(Cbyp in Fig. 1a). It is worth noticing that the vcm voltage at 
quiescent state (vcm at vd = 0) could significantly vary from the 
value at steady state VcmST [6]. Actually, up to 100mV 
difference respect to the expected quiescent point value could 
be found in current CMOS 90nm process, and therefore, the 
existing drop should be considered during design. This 
phenomenon can be theoretically evaluated using the function 
vcm= fcm(vd, IB) under the oscillation voltage in (7). The output 
signal will be also periodic, but in this case with a half period 
due to even symmetry of fcm function (see Sect. III). The 
resulting value in steady state condition, VcmST, is given by the 
Fourier’s series coefficient of order zero as, 
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which using (8) for nearly sinusoidal VCOs simplifies to,  
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explicitly showing the dependence of the common-mode on 
the oscillation amplitude A. 
III. MEMORY-LESS ACTIVE BLOCK DESCRIPTION 
We have stated before that the memory-less active block is 
completely characterized by the non-linear functions fd, fcm 
and fa. Obtaining this information requires, in general, the use 
of electrical simulations and numerical methods due to the 
complexity of the compact i-v relations of MOS transistors. 
Since fd, fcm and fa are functions of a memory-less block, we 
can get the relationships between voltages and currents in 
static behavior, and then extend them for any regime. Test 
set-up for dc-sweep simulations consist of exciting the active 
block with a dc current source, id, between the block input 
terminals v1 and v2. Then, voltages at nodes v1, v2 (or vd, vcm) 
and va are taken for each id value considering bias current IB as 
a fixed parameter. Finally, results are expressed according to 
(5) following the next general procedure. 
A. General Derivation of the Active Block Functions 
The derivation of the memory-less block constitutive func-
tion requires an analysis of the transistor current relationships, 
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where ipk is the drain output current of PMOS MPk, and ink is 
the drain input current of NMOS MNk in Fig. 1a. Taking into 
account the dependence of the MOS drain current on its 
terminal voltages, we can proceed as follows to get the wanted 
expressions. Considering the equality (2) in (11), 
 1 2 1 1 2 2 2 1( , , ) ( , ) ( , ) 0c B B n nv v I I i v v i v vF = - - =  (12) 
and substituting, v1 = vcm + vd/2, v2 = vcm – vd/2, the common-
mode function fcm is obtained by working out vcm as, 
 ( , , ) 0 ( , )c cm d B cm cm d Bv v I v f v IF =  =  (13) 
The topological symmetry in this part of the active block 
implies that a change of sign in vd will not change the value of 
vcm, and therefore fcm must be an even function of vd. Applying 
the same substitutions in the equalities (3)-(4) in (11), we 
arrive at, 
1 1 2 1 1 2 2 2 1 2 2 1( , , ) ( , ) ( , , ) ( , ) 0
( , , ) 0 ( )
a p a n p a n
a a cm d a a cm
i v v v i v v i v v v i v v
v v v v f v
F = - + - =
ß
F =  =
 (14) 
where the inverse of fcm, 1( , )d cm cm Bv f v I-= , is applied to get the 
relationship between va and vcm. To conclude, the dependence 
of id on the differential voltage is derived from equality (4) in 
(11)  considering the previous results, in the form, 
 1 1 2 1 1 2( , , ) ( , ) ( , )d p a n d d d Bi i v v v i v v i f v I= -  =  (15) 
B. Closed-form Derivation using Level-1 Transistor Model 
Solving the previous set of operations for MOS advanced 
level models could be a hard task and surely approximations 
by numerical methods have to be applied. Nevertheless, 
simple and closed forms can be derived when a level-1 MOS 
model is considered. As demonstrated below, this approach is 
good enough to describe an actual LC-VCO implementation 
whichever advanced level model it employs. 
Let us assume, for further simplification and compactness 
of expressions, a common absolute value of the threshold 
voltages, equal effective transconductance, and no channel 
length modulation for NMOS and PMOS transistors, 
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After analyzing all possible cases of operation regions for 
transistors in Fig. 1a, the complete behavior of the VCO can 
be summarized as a function of the differential voltage vd 
excursion, and classified according to the parameter 
VB=√(2IB/β). That is presented in Table I, where results for 
vd<0 are omitted due to their even symmetry. Two different 
situations depending on the parameter VB are distinguished, 
being the case VB < VT  the most interesting in low-voltage 
low-power applications [10]. We focus on this situation. 
Any couple of transistors diagonally opposite, (MP1 , MN2) 
and  (MP2 , MN1) are always in the same operation region. This 
relationship is justified because gate and drain to source 
voltages, |vGS|, |vDS|, are always equal in these transistors. 
Attending to the voltage vd value, three cases of study can be 
distinguished. In Case 1, vd is close to 0 below VB and all 
transistors remain in saturation. VCO quiescent state belongs 
to this case. When increasing vd up to VT , the circuit enters in 
the Case 2. In this situation, (MP2, MN1) maintains its 
operation, and (MP1, MN2) pass to cut-off region, since their 
voltage gates (v1,v2) increase and decrease, respectively. 
Finally, in Case 3, with vd above VT , the couple (MP2, MN1) 
enters in ohmic region while (MP1, MN2) continues in cut-off. 
TABLE I.  OPERATION REGIONS FOR TRANSISTORS IN ACTIVE BLOCK 
 VB < VT  VB > VT  
Case MP2, MN1 MP1, MN2 MP2, MN1 MP1, MN2
1: 0 < vd < VB  saturation saturation saturation saturation
2: VB < vd < VT saturation cut-off ohmic saturation
3: VT < vd < VDD ohmic cut-off ohmic cut-off 
After this qualitative analysis, a mathematical description 
of the different operation conditions could be performed. Let 
us show the analysis of the Case 1 with VB < VT as an example. 
In this case, if 0≤|vd|≤VB, all the transistors are in saturation. 
Considering a level-1 transistor model for this region in the 
procedure of Sect. III.A, we arrive at, 
     
( ) ( )
( ) ( ) ( ) ( )
( )
2 22 2 2
1 2
2 2 2 2
1 2 1 2
2 2 2 2
1 1
2 / 2
2
( ) ( ) 2
2 2
B T T cm T B d
T T a T a T a cm
d a T T d B d
V v V v V v V V v
v V v V v v V v v V v v
i v v V v V v V v
= − + −  = + −
− + − = − − + − −  =
β β
= − − − − = − −
 (17) 
Using a similar handling for the rest of cases (omitted for 
space limitation), the constitutive functions of the active block 
with VB = √(2IB/β) are finally derived as: 
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In order to validate the theoretical predictions using (10)
and (18), a VerilogA transistor level-1 model was imple-
mented under Cadence FrameWork II. Figure 2 shows the 
comparison with Spectre RF results for both the DC and 
transient steady state simulations of a LC-VCO implemen-
tation. The value of vcm versus the differential voltage vd  and 
the VcmST dependence on the oscillation amplitude A are 
depicted, respectively. This implementation uses VDD=1.2V, 
IB=320µA, VT=0.38V and β=65.17mA/V2, L = 1nH, C = 1pF 
and Cload=0F. The oscillation amplitude has been controlled 
assuming different parasitic parallel resistances of the tank, 
Rp∈ [0.22, 2.95]kΩ. The discrepancy between theoretical and 
simulation results is almost negligible even if channel length 
modulation is considered, λ∈[0, 0.5]V-1. 
IV. AN EXAMPLE IN A RF 90NM CMOS PROCESS 
In this section, the theoretical analysis of the common-
mode is validated in a real VCO design in a RF 90nm CMOS 
process. The VCO, depicted in Fig.3, uses a 1nH differential 
inductor and MIM capacitor array with 1pF total capacitance. 
A DIV2 based on two source-coupled latches (SCL) is consi-
dered as active load. Figure 4 shows the transient evolution of 
the VCO common-mode and the corresponding oscillation 
voltage. As expected from (18), vcm varies from the initial 
quiescent state as a function of the oscillation amplitude A. 
This behavior could degrade the performance of the VCO due 
to the additional phase noise, but it becomes critical for the 
DIV2 operation, since vcm defines its input level in a DC-
coupled scheme. The effect has been traditionally overcome 
by extra design margin, since VCO-DIV2 co-simulation was 
only performed at the final design steps. Early co-simulation 
with Spectre RF results is not time-effective. Actually, more 
than ½ hour (Intel Core II 2.6GHz CPU) is need for a single 
iteration on the VCO design in nominal conditions. 
In our work this simulation time has been reduced in seve-
ral orders of magnitude without a significant accuracy penalty, 
and hence, making VCO-DIV2 co-design feasible early in the 
design phase. Figure 5 repeats the simulation in Fig. 2 and it 
includes: a) the characteristic of the common-mode fcm using a 
simple DC-sweep simulation, b) the dynamic response evalua-
ted in SpectreRF from 50 periodic steady state analysis, c) our 
theoretical prediction using (10) over the curve a). The com-
putation time for the theoretical curve is below 1s. Notice that 
the error between b) and c) is in the worst case below 18mV. 
This discrepancy is justified by the drastic topological reduc-
tion of the circuit in Fig. 1a respect to the model in Fig. 1b. 
V. CONCLUSIONS 
A theoretical study of the stationary common-mode in LC 
VCOs is done in this work. The dependence of the common-
mode voltage, vcm, on the oscillation amplitude is theoretically 
studied. Closed and simple expressions for vcm suitable for the 
VCO design and optimization are derived. They provide an 
accurate prediction of the vcm drops which minimizes risk in 
current low-voltage low-power applications at an early design 
phase due to the reduction of voltage room. 
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Figure 2.  Comparison between theoretical preditions and  Spectre RF 
results using a VerilogA model (λ = 0 to 0.5V-1 in steps of 0.1V-1). 
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Figure 3.  Simplified schematic of the LC-VCO with DIV2 load.  
Figure 4.  Transient evolution of vcm showing the dependece on vd. 
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Figure 5.  Comparison between theoretical preditions and  Spectre RF results 
for the 90nm CMOS case of study. 
